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Trap in 26 nm NAND flash memory was characterized in terms of bit-line 
(BL) current fluctuation (∆IBL), extraction of trap position in 3-D space (xT, yT, 
and zT) of the tunneling oxide and trap energy (Et). Especially, percolation path 
could be identified and accurate zT could be obtained, using the states of 
adjacent cells. Then, ∆IBL,   /   
 , capture (τc) and emission times (τe) of RTN 
were measured before and after cycling stress, respectively. With cycling stress, 
  /   
  and ∆IBL were increased significantly. τc and τe of RTN after cycling 
stress are shorter by about 2~3 times than those of RTN generated by process 
stress. With the program (P) and erase (E) states of adjacent cells, ∆IBL and 
corner frequency (fc) of Lorentzian spectrum are changed. Using measured ∆IBL 
and extracted τc and τe with 4 different modes (P/P, P/E, E/P, E/E), we 
calculated τ and fc, and extracted the position of a trap in the channel width 
direction with ∆IBL and simulated data. The calculated data showed excellent 
agreement with measured spectra. Finally, trap was characterized with the 
 
 
method charge pumping method.  
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Recently, NAND flash memory has been widely used as a mass data storage 
device and the size of data has increased. In order to meet ever increasing market 
demand of storage capacity, aggressive efforts for scaling NAND flash devices 
have been made. As an example, the cell size in planar channel NAND flash 
memory has been scaled down to 15 nm node [1]. As the result of the scaling-
down, NAND flash memory has been faced with various problems such as read 
disturbance, cell-to-cell interference, program saturation issue, and so on [2]-[3]. 
Among these problems, RTN which is caused by the capture/emission of an 
electron at a trap inside tunneling oxide becomes one of the critical issues, 
because increasing ∆IBL with scaling-down of cell size can make an error during 
read operation and the memory unreliable[4]. Especially, the trap which is 
responsible for RTN can be not only generated during fabrication process but 




regarding significant increase of RTN amplitude [5], the difference between 
process and stress induced traps are not clarified yet with respect to their 
temporal parameters and their spatial positions. In a previous paper [6], a 
methodology to extract the 3-D position of trap generated by process was 
introduced. Moreover, we suggest new method to extract more accurate zT by 
considering percolation path. In this work, we investigate systematically RTN 
generated by process and cycling stress induced traps. 
In Chapter 2, we introduce the method to extract 3-D position of trap. The 
methodology introduced in [6]. Then, we propose the methodology to extract 
more accurate zT with the effect of percolation path. 
In Chapter 3, we characterize RTN generated by process and cycling stress 
induced Traps in 26 nm NAND flash memory. To check RTN generated by 
cycling stress induced trap, first, we measured IBL in time domain and 
normalized noise power spectral density (SI/   
 ). Here, IBL is 100 nA when bit-
line voltage (VBL) and pass voltage (VPASS) are 0.8 and 6.5, respectively. Then we 
measured IBL and SI/   




2. Extraction of 3-D Position of Trap in 26nm 
NAND Flash Memory 
 
In this work, we characterized NAND flash cell strings fabricated with 26 nm 
technology. It consists of sixty-four cells, two dummy cells, a drain select line 
(DSL) transistor and a source select line (SSL) transistor. The channel length and 
width are 26 nm and 20 nm, respectively. The block diagram of the RTN 
measurement system was represented in Fig. 1.  
To observe ∆IBL, the biases were applied to flash cells by using dc power 
supply (SR 570 low-noise current preamplifier) and semiconductor parameter 
analyzer (Agilent 4155C), respectively. ∆IBL was amplified by the low-noise 
current preamplifier and was displayed on the dynamic signal analyzer (Agilent 
35670A).  
Then, we study the position of traps responsible for RTN in x-y plane, because 
the effect of traps is quite different with the position of traps. We extracted the 




surface, yT: a trap position within tunneling oxide along the channel length 
direction from the left edge of the control gate) by using the method in a 
literature [6]. In extracting the position of traps, channel resistance effect except 
that of a read cell should be considered because a cell string consists of sixty-
four unit cells, two dummy cells, and two select transistors (a DSL and a SSL). 
The measured devices have a tunneling oxide thickness of 7.9 nm. Fig. 2 shows 
the extracted xT and yT for process induced traps in 30 cells. We understand the 
traps are roughly located around both edges of the channel, which seems to be 
come from the gate etch process [7]. 
In order to extract a trap position along the channel width direction (zT), we 
also use the method in the literature [6]. In Fig. 3, the change of simulated ΔIBL 
with the zT as a parameter of the state (program or erase) of adjacent BL cells 
was shown when the xT in the tunneling oxide is 1Å. The bias condition used in 
this simulation is exactly the same as above (IBL = 100 nA, VBL = 0.8 V and 
VPASS =6.5 V). Simulated ΔIBLs are shown along the channel width direction 




current is 100 nA and the low level current is 30 nA. P/P mode means that 
adjacent cells are both programmed (Vth = 3 V). The Vth of a read cell is set to 0 
V. In E/E mode, both adjacent BL cells are erased (Vth = -3 V). Based on the 







Fig. 1. Block diagram of RTN measurement system. SR 570 serves as dc power 
supply and low-noise current amplifier, Agilent 4155C functions to supply 












Fig. 2. Extracted vertical (xT) and lateral (yT) trap positions of process induced 










Fig. 3. Simulated ∆IBL with a trap position along the channel width (zT) as a 
parameter of the state (program or erase) of adjacent BL cells when the trap 














































3. The effect of adjacent cells and extraction 
of more accurate position of zT with 
percolation path  
 
To extract zT, we measure ΔIBL of a cell in a mode among P/P, E/E, E/P, and 
P/E modes of adjacent cells in adjacent BLs. For example, P/P means both 
adjacent cells are programmed. Fig. 4 shows the measured ΔIBL of a read cell 
with 4 different modes (P/P, E/E, E/P and P/E modes) of the state of adjacent 
cells in a 26 nm NAND flash memory string in time domain. IBL was fixed at 
100 nA when the VBL is 0.8V and a Vpass of 6.5 V is applied to pass cells. The 
adjacent cell is programmed to have a Vth of 3 V or erased to have a Vth of -3 V 
and the read cell is set to have a Vth of 0 V. Then, we extracted ∆IBL, τc and τe. Fig. 
5 shows RTN amplitude distribution with 4 different modes of adjacent BL cells. 
The inset represents a part of measured RTN waveform where the low IBL is 
changed with the state of adjacent cells as shown in Fig.4. Here, low and high 




and emission of an electron at a trap. In this example, ∆IBL due to RTN ranges 
from ~67.3 nA to ~45.9 nA with 4 different modes of the state of adjacent cells. 
Based on the transconductance of the cell with different modes, we can obtain 
Vths corresponding to ∆IBLs. The range of the ∆Vth is about 0.13 V ~ 0.18 V 
depending on the modes. From the result in Fig.5, ∆IBL increases by about 46.6% 
when the mode of adjacent cells is changed from P/E mode to P/P mode. Using 
measured ∆IBL and extracted τc , τe and gm with 4 modes in Figs. 4 and 5, we can 
calculate τ, fc and ∆Vth using equations in Table.1.[8] Fig 6 shows normalized 
power spectral density of a cell in a cell string with 4 different modes of adjacent 
cells. Red dotted lines represent modeled data from the equation in Table. 1. 
Fig.7 shows the change of simulated ΔIBL with a trap position along zT as a 
parameter of the state of adjacent BL cells when xT in the tunneling oxide from 
the channel surface is 1 Å. A method to extract xT and zT was explained in our 
previous work. The ∆IBLs are obtained at IBL of 100 nA. Bias condition in Fig. 7 
is exactly the same as that in Figs. 4 and 5. If ∆IBL is 70 nA, the high level 




∆IBL with the state of adjacent BL cell, we can extract the position of zT. The 
position of zT is at 7.8 nm from the left edge of the channel width. Considering a 
total channel width of 20 nm, the trap is located at slightly left side from the 
center of the channel. However, the amplitude of ∆IBLs with different modes is 
different from that of simulated ∆IBLs. Therefore we can assume the existence of 
percolation path nearby the trap position and further research about the effect of 
percolation path is required. To see the effect of adjacent BL cells, we prepared 
energy band diagrams in P/P and P/E modes which were obtained by 3-D device 
simulation at IBL = 100 nA. In Fig. 8, the band bending in P/P mode is steeper 
than the one in P/E mode, because the gate bias in P/P mode needs to be higher 
than that in P/E mode to keep the same IBL of 100 nA (read current).  
The zT of ~60% of traps could be extracted by using the method in [6] in 
which percolation path is controlled by the state of adjacent BL cells. To extract 
zT of remaining ~40% of traps, we introduced a percolation path caused by 
process variation. Fig. 9 shows 3-D simulated electron current density in y-z 




direction (b). Here, the percolation width is 2 nm. Since E/P mode is assumed, 
the current density near zT of 0 nm is the largest as shown in Fig. 9 (a). But the 
current densities at zT of 0 nm and the percolation path in Fig. 9 (b) are 
comparable. Fig. 10 shows extracted trap position in y-z plane of the tunneling 
oxide. In Fig. 10 (a), crossed square symbols have an error in only z position, 
because those positions cannot be explained by the fingerprint shown in Fig. 11 
(a). In this case, we can use new fingerprint obtained by considering percolation 
path shown in Fig. 11 (b) where the percolation path is located at 2 nm, 6 nm, 
and 10 nm (the center of body width). As an example, we corrected two 
positions represented by curved arrow marks shown in Fig. 11 (a). Fig. 11 (b) 
compares accurate zT position of traps induced by process (solid squares) and 
cycling stress (open circles) in y-z plane. In both figures, traps are located 
generally in the edge region in y-direction and located in the region except both 











Fig. 4. The measured ΔIBL of a read cell with 4 different modes of the state of 
adjacent cells in a 26 nm NAND flash memory strings. IBL is fixed at 100 nA 
when VBL and Vpass are 0.8 and 6.5 V, respectively. The adjacent cell is 
programmed to have a Vth of 3 V or erased to have a Vth of -3 V and the read cell 













Fig. 5. RTN amplitude distribution with 4 different modes of adjacent BL cells. 
Measured ∆IBL changes depending on the cell state of adjacent cells. (P/P, E/E, 
E/P, and P/E modes). 
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Fig. 6. Normalized power spectral density of a cell in a cell string with 4 














Fig. 7. Simulated ∆IBL with a trap position along zT as a parameter of the state of 


































































































































































Fig. 9. (a) Electron current density without percolation path in E/P mode at 
IBL=100 nA. (b) Electron current density with percolation path (10 nm) in E/P 


















Fig. 10. Extracted trap position in zT and yT space of the tunneling oxide. (a) 
Crossed square symbols represent trap position with an error. Two trap positions 
are corrected by adopting percolation path. (b) The position of traps induced by 
process and cycling stress is compared. 
 







































































Table. 1 Extracted τc, τe, τ, fc (corner frequency) and equations related to the 







P/P mode E/E mode E/P mode P/E mode 
   (sec) 2.22×10
-3 5.46×10-3 5.07×10-3 3.64×10-3 
   (sec) 9.03×10
-3 8.32×10-3 8.46×10-3 8.31×10-3 
  (sec) 1.78×10-3 3.29×10-3 3.17×10-3 2.53×10-3 
   (Hz) 89 48 50 62 
∆   (nA) 67.3 57.2 63.5 45.9 
     =	
  ∆   
  
  (   )   
					 =
 
         
				  = 
 





3. Characterization of RTN Generated by 
Process and Cycling Stress Induced Traps in 
26 nm NAND Flash Memory  
 
In this work, we characterized NAND flash cell strings fabricated with 26 nm 
technology. To check RTN generated by cycling stress induced trap, first, we 
measured IBL in time domain and SI/   
 . Here, IBL is 100 nA when VBL and VPASS 
are 0.8 and 6.5 V, respectively. Then we measured IBL and SI/   
 	at the same bias 
condition after 1 k and 2 k cycling.  
Fig. 12 (a) and (b) show IBL of a cell before cycling and after 2000th cycling, 
respectively, in the time domain. Before the cycling stress, RTN was not 
observed. After 2000th cycling stress, RTN was generated and ΔIBL was ~70 nA. 
In another cell as shown in Fig. 12 (c), we can observe small RTN before cycling, 
which means the trap was generated during fabrication process. In this figure, 
relatively fast and small RTN (ΔIBL = 4.5 nA) is observed. After cycling the cell 




in Fig. 12 (d). 
Fig. 13 (a)- (d) show SI/   
  corresponding to IBL fluctuations of two different 
devices: (a)-(d) in Fig. 14, respectively. In Fig. 13 (a), SI/   
 	is increased 
significantly (more than several hundred times in the frequency range from 10 
Hz to 2 kHz) by a cycling stress induced trap. Below 100 Hz, SI/   
  after 
cycling is larger than that before cycling as shown in Fig. 13 (b). However, in the 
frequency range higher than 100 Hz, SI/   
  of the device after cycling shows 
lower since the fresh device has a fast changing RTN with small amplitude. 
Then, Fig. 14 shows the 3-D position (xT, yT, and zT) of extracted traps after 
cycling stress with the previous method. Big symbols represent the 3-D position 
of traps within the tunneling oxide. Small symbols stand for the trap position 
projected on y-z, x-z, and x-y planes. According to 7 traps extracted, the position 
of the traps generated by the cycling seems to be random in the tunneling oxide 
and need further research with more cells.  
To analyze statistically the behavior of τc and τe with cycling, cumulative 




measured in the same condition as we did before (IBL = 100 nA, VBL = 0.8 V and 
VPASS =6.5 V). Black-solid square represents process induced trap and red open 
dot represents stress induced trap.    and    of  process induced trap are 
7.6×10-3 and 2.1×10-2, and stress induced trap are 6.1×10-3 and 2.5×10-3 which 
means average τc and τe of cycling stress induced RTN are about 2-3 times 
shorter compared to those of process induced RTN. 
To understand the relationship between xT and trap energy, we plot energy 
band diagram and extract the position of xT at IBL = 100 nA. In Fig. 5, we can 
observe extracted position of traps in terms of xT and the energy. In the plot of 
ECox-ET versus xT under the flat band condition, averaged xT of the stress induced 
traps is slightly closer to the channel. In the flat band condition, ECox-ET 
decreases (upward on y-axis) with increasing xT (to the left on x-axis). Under 
turn-on condition (IBL = 100 nA), extracted ECox-ETs are nearly constant with 
increasing xT by band bending as shown in the energy band diagram. By 
considering positive number (1.26 for process induced traps and 1.20 for cycling 






























Fig. 12. Bit-line current fluctuation (ΔIBL) in time domain before and after 
cycling stresses. (a)-(b) RTN is generated after 2k cycling. (c)-(d) Multi-level 
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Fig. 14. Extracted xT, yT and zT of cycling stress induced traps in the tunneling 






































































































































In this paper, we have investigated key properties of RTNs from process and 
cycling stress induced traps through 3-D device simulation and measurement in 
26 nm NAND flash memory. We investigated the effect of adjacent BL cell 
interference on low frequency noise in NAND flash memory cell strings. With 
states of adjacent cells, ΔIBL and fc of Lorentzian spectrum were changed. Using 
measured current fluctuation ∆IBL and extracted τc and τe with 4 modes, we 
calculated τ and fc and extracted zT. Through the zT extracted, we drew the 
energy band diagrams in P/P and P/E modes. Then a new way based on 
percolation path was proposed to extract more accurate zT position. Then, it was 
shown that read current fluctuation and noise power were increased significantly 
with cycling stress induced trap. 3-D trap position of stress induced traps was 
successfully extracted. The traps in the tunneling oxide generated during 
fabrication process were roughly located around both edges of the channel. 
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초    록 
 
근, NAND 래시 리는 저 매체  널리 쓰 고 다. 
게 커지는 시  에  고집적도  비트당 비  
고  는 가 가 고 다. 러  노 에  NAND 
Flash는 15 nm 지 사  감 를 공적  다. 지만 러  
사  감   NAND 래시 리는 과 간  간 , 
그램 포화현상 등 여러가지 문제에 직 게 었다. 러  문제들 
가운  특히 트랩에 전 가 들어갔다가 나 다가 는 현상   
Random Telegraph Noise(RTN)  사 를 는 노 에 물
 고 다. 
본 논문에 는 26나노 NAND 래시 리(flash memory) 
에 어  bit-line 전류 변동   널링 산화물 에 치  
트랩  3차원 치  트랩  에너지가 었다. 특히 주변 들  




채널  넓  방  트랩 치(zT)가  다. 그리고 스트
스를 가  트랩  치   특  변화를 살펴보고, Charge 
pumping 방법  사  전반적   특  확  수 었다.  
 
주 어: RTN, NAND 래시 리, 트랩, Charge pumping, 열화, 스
트 스 
번: 2011-20935 
